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ABSTRACT 
A computer program chat simulates the fault-free behavior 
of logic circuits using a variable delay timing model is Implemented 
on the HP 21M-series minicomputer under the Hewlett-Packard RTE-III 
operating system. 
The circuit is described as an interconnection of logic gates, 
each of which may be assigned its own propagation delays:  its nominal 
high-to-low delay and its nominal low-to-high delay. 
The simulation program reports circuit oscillations, spikes, 
and critical races in flip-flops. 
Considerations of implementation of such a program on a 
minicomputer are discussed.  These include low computer cost, limited 
memory, slower machine cycle time, efficient data structure, and slower 
input-output on secondary storage. 
Software engineering considerations are discussed. The 
simulator is a FORTRAN program which is modular, uses data access 
routines, and is structured by pseudo-language comments. 
The work reported here was the author's work assignment carried 
out at Bell Laboratories, Allentovn, Pennsylvania, during 1977-1978. 
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CHAPTER 1 
INTRODUCTION 
1.1 What is a Timing Simulator 
In this thesis, "timing simulator" is defined to be a computer 
program that predicts a digital logic circuit's response to a sequence 
of input stimuli, given the propagation delays for each element of the 
circuit. The logic circuit is modeled as an interconnection of logic 
functions. The sequence of input stimuli is a list of logic-0 and 
logic-1 levels presented through time to the inputs of the logic circuit. 
The propagation delays model the behavior of the physical function 
blocks of the circuit. 
1.2 Why Use a Timing Simulator 
In some technologies, like Integrated Injection Logic (IIL), 
a circuit's performance is highly dependent on parasitic capacitance. 
When these capacitances can be lumped together and assigned as a pro- 
pagation delay through an element, a logic circuit simulator can more 
accurately predict the performance of the circuit than by simplistically 
assuming some universal unit of delay. 
1-3 Overview of TSAR 
TSAR (Timing Simulator to Analyze Response) is a FORTRAN 
program that simulates the response of a logic circuit to a sequence 
of input stimuli. The logic circuit is described as an interconnection 
of basic logic functions (AND, NAND, OR, NOR). An assignable delay timing 
model is used. Each gate may be assigned a pair of delays:  Its nominal 
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high-to-low propagation delay and Its nominal low-to-high propagation 
delay.  TSAR assumes that no faults are present In the circuit, although 
the capability to simulate "gate output stuck-at-O(l)" faults exists. 
TSAR uses three values of logic:  logic-O, logic-1, and Indeterminate 
(don't-know).  Don't-know Is used to initialize the circuit and to 
resolve a flip-flop race, a circuit oscillation, or a spike. 
For each new input stimuli, TSAR allows a user to observe 
the state of circuit outputs and internal monitor points when the 
circuit settles, as well as during the transition of the circuit from 
its initial state to its final state. 
TSAR runs on a Hewlett-Packard 21M-serles minicomputer with 
64K-words of main memory, under the Real Time Executive (RET)-III 
operating system. 
1.A Overview of Thesis 
The remainder of this thesis Is organized as follows: 
Chapter 2 considers several aspects in engineering a software 
project, like TSAR.  The software was required to fit into a production 
minicomputer layout and design aids system. The design and development 
of the program was affected by the operating system and such software 
techniques as modular design, working path approach. Incremental 
bottom-up implemention, structured documentation, and use of data 
access routines. 
Chapter 3 details the capabilities of TSAR. The capabilities 
include dealing with three values of logic, considering only fault-free 
circuits, resolving flip-flop races, circuit oscillations, and spikes, 
and monitoring internal points. 
- 3 - 
Chapter 4 describes Che input to TSAR.  Input consists of 
circuit description tables, a sequence of input stimuli, a list of 
gates and their respective propagation delays, and user commands. 
Presently, there are seven user commands:  MONITOR, QUIT, RUN, RUN 'n'. 
SET, SWITCH, and TRACE *n'. 
Chapter 5 describes the output from TSAR. Output consists 
of the circuit's response to each input stimulus.  The standard way 
in which TSAR records the circuit response may be altered by using 
the SET, MONITOR, TRACE, or SWITCH commands. 
Chapter 6 describes the data as it is resident in main 
memory. 
Chapter 7 steps through the fixed increment time flow mech- 
anism that drives the simulator through time. 
Chapter 8 summarizes the performance of TSAR. 
Chapter 9 documents the program limits. 
Chapter 10 recognizes improvements that could be made in 
TSAR such as allowing larger circuits, implementing a clocking capa- 
bility for sequences of input stimuli, and providing a fault simulation 
capability. 
- A - 
CHAPTER 2 
SOFTWARE ENGINEERING CONSIDERATIONS 
This chapter discusses several considerations that were made 
when TSAR was designed.  These considerations Included:  the production 
mode In which TSAR would run, the system of design aids of which TSAR 
would be a part, the operating system under which TSAR would run, the 
user-orientation required by a computer program to run In production 
mode, and the software techniques used to develop TSAR. 
2.1 Production Environment Usage 
TSAR was required to be a tool for integrated circuit designers 
to use in their routine design of large-scale integrated circuits, from 
logic and design verification to testing.  To meet this requirement, 
TSAR was engineered to provide fast turnaround and be easy to use. 
2.2 Minicomputer Layout and Design Aids System 
TSAR was needed to be part of a system of design aids (REGAL) 
for integrated circuit layout. REGAL runs on an HP 21M-series mini- 
computer to provide a low-cost system for integrated circuit design. 
The HP 21M-series minicomputer hardware imposes memory limits, longer 
machine cycles, and slower secondary I/O not usually associated with 
large mainframe computers. Therefore, TSAR was optimized to overcome 
these drawbacks by packing data as much as possible into main memory. 
Some generality is lost by depending on support programs pro- 
vided by REGAL. That is, TSAR itself is not a stand-alone software 
package. 
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2.3 Operating System 
TSAR was developed and runs under the Hewlett-Packard Real 
Time Executive (RTE)-III operating Bystem.1  This section describes 
how RTE-III affected the development and implementation of TSAR. 
RTE-III allocates to a user program a maximum main memory 
address space of 18K (16-bit) words. An 18K partition Is not large 
given that the circuit description data must be memory resident to 
optimize the simulator's performance.  Therefore, TSAR is divided Into 
a main program and five segments that: 
1. Load the circuit description 
2. Load the sequence of input stimuli 
3. Load the propagation delays 
A.  Read and execute a user command 
5.  Apply a new input pattern and simulate the circuit response 
The main program and the circuit description data are always 
memory resident. A segment if? called in by the main program as needed. 
With this scheme, the circuit size is still limited to about 400 gates. 
This limitation is expected to be overcome when the RTE-IV operating 
system1 becomes available. RTE-IV is specified to provide larger 
(about 26K words) user program partitions and Extended Memory Address- 
ing (EMA). The larger user program partitions naturally will allow 
larger circuits to be simulated. 
'Hewlett-Packard-supplied RTE-III manual. 
'Hewlett-Packard-supplied RTE-IV manual. 
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But, even larger circuits can be handled by using EMA.  EMA 
allows a user program to address aienory outside Its partition.  There- 
fore, the circuit description data can spill over into the extended 
area of main memory.  The drawback is that an access to extended memory 
is slower than an access to memory within the program's partition. 
However, an access to extended memory is expected to be faster than a 
disc access. A degree of portability is lost is using EMA because the 
HP FORTRAN compiler passes call-by-value rather than (standard) call- 
by-name parameters when addressing the extended memory area.  Call-by- 
name is a means of passing data to a module by passing the address of 
the data.1  Call-by-value is a means of passing data to a module by 
passing a copy of the data.4 
2.4 User Orientation 
In order for TSAR to be used routinely by engineers, TSAR 
was required to be highly user-oriented.  TSAR is user-oriented because 
it is easy to learn and use, it is "user-proof", and it provides fast 
turnaround.  The simple command language (as described in Chapter 4) 
provides the user with a few simple but powerful commands.  TSAR protects 
itself from a user by checking consistency of data and user input. 
2.5 Software Techniques 
This section describes how some software design concepts were 
used in the design and implementation of TSAR. The techniques to be 
discussed are: 
'Edward Tourdon and Larry L. Constantine, Structured Design, (New York, 
1978), P. 407 
4
 Ibid. 
- 7 - 
1. Modular design 
2. Working path approach 
3. Incremental bottom-up implementation 
A.  Structured programming 
5. Structured documentation 
6. Data access routines 
2.5.1 Modular Design 
The goal in the design of TSAR was to break the problem 
(simulator) up into manageable, well-defined pieces (modules).  Break- 
ing the problem up was an iterative process.  Each time through the 
iteration, modules were refined into less compound functions.  This 
refinement technique is known as successive refinement.*  In most 
cases, the modules are well-defined and manageable; they perform a 
simple function involving a few lines of code.  On hindsight, however, 
some modules could have been broken up into smaller pieces. 
The motivation for modularity is maintainability.  Comprehen- 
sion of a module is a major factor in being able to maintain (fix and 
debug) it.  According to studies by Weinberg*, comprehension of a nodule 
drops quickly if the module is bigger than thirty statements. 
However, having small pieces is not enough. The pieces Bust 
be as Independent (decoupled) as possible7. Modules are coupled through 
'Brian U. Kernighan and P. J. Plauger, Software Tools, (Reading, Mass., 
1976), p. 2. 
'Gerald M. Weinberg, PL/I Programming: A Manual Style. (New York, 1970). 
1Kernighan, p. 21. 
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data.  A nodule Is most decoupled from other modules when It knows 
only about the data that Is necessary for It to accomplish Its task. 
The data coupling that is present should be highly visible.  FORTRAN 
subprogram calling parameters and labeled common are two ways to keep 
coupled data visible. 
2.5.2 Working Path Approach 
When the simulator was designed and the modules were identi- 
fied, a "working path" was identified which was to be implemented first. 
The working path was the thinnest thread through the system that would 
allow a user to simulate the circuit response to a sequence of input 
stimuli.  The advantages of implementing a thin thread of the systems 
are: 
1. It proves in the algorithms as early as possible. 
2. Major interfaces are exercised early in the project. 
3. It allows real circuits to be simulated as early as 
possible. 
A.  It allows user feedback as early as possible. 
The working path chosen for TSAR was: 
1. Load the circuit description. 
2. Load the sequence of input stimuli. 
3. Simulate the circuit's response to the entire 
sequence of Input stimuli. 
Each of these three tasks in turn was implemented by choosing 
a thin thread. The circuit description data was loaded from mag tape 
and minimal error-checking was done. The sequence of Input stimuli was 
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loaded from mag Cape, again, with minimal checking. Only Input stimuli 
were processed — consents and the command to reset the oscillation 
.limit were enhancements to be added later. 
One command (RUN) was Implemented to apply the entire sequence 
of input stimuli to the circuit and print the results on the line printer. 
When a circuit oscillation, flip-flop race, or spike was detected, the 
program simply stopped. The modules to resolve these conditions were 
added later. When the end of the sequence of input stimuli was reached, 
again, the program simply stopped. 
Notice that specifying propagation delays was not implemented 
in the thin thread implementation. A zero- and unit-delay timing model 
was used so that results could be checked against the results of an 
existing zero- and unit-delay simulator. 
Consequently, the first version of TSAR performed a crude 
simulation:  the user could only Interact with the system to a minimum 
degree; simulation would not proceed If a circuit oscillation, flip- 
flop race, or spike was detected; and a zero- and unit-delay timing 
model was used. The enhancements were added later one-by-one. 
2.5.3 Incremental Bottom-Up Implementation 
Much of the TSAR system was Implemented Incrementally from 
the bottom up.  Implementation here means coding, testing, and debugging. 
Implementing a system Incrementally means adding one new module to the 
system at a time and then testing the system with the new module added.* 
Yourdon, p. 342. 
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This approach contrasts a phased Implementation where several modules 
are added to the system and then tested for their interaction In the 
system.  Clearly, the incremental approach limits the amount of new 
information a programmer must deal with when testing and degugglng 
the system. 
The system was able to be Implemented from the bottom up 
because the lowest level modules were well-defined.  The drivers used 
to test the modules were often skeleton forms of the actual modules 
to be implemented at the next higher level. 
2.5.A Structured Documentation 
Structured documentation is defined here to mean a systematic 
way of generating and retrieving documentation for a program or sub- 
program.  Documentation should include: 
1. Definition of the (sub)program and date written 
2. Definition of each calling parameter 
3. Definition of each internal variable 
4. Definition of each file 
5. High-level description of the algorithm using a limited 
number of constructs for flow of control 
One approach to structured documentation is to Include the 
documentation as comments In the (sub)program. Documenting with comments 
becomes more systematic when a unique key from a predefined set of keys 
begins the comment. The key denotes what the particular documentation is. 
'Mellnda C. Kohn, "Structured Documentation Approach", Bell Laboratories 
Technical Memorandum TM-76-8614-4, 1976. 
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For example, in FORTRAN, a comment line begins with "C".  So "CDV" My 
be the key used to denote the definition of an internal variable.  In 
particular, 
CDV ICHAR - ASCII character in Al format (Integer) 
C; 
defines the variable ICHAR to be an Integer variable that holds an 
ASCII character.  "C;" ends the definition. 
It becomes clear that, when this standard for documentation 
is followed, the documentation is retreivable using a string editor. 
For example, a search on the string "CDV ICHAR" gets the first line 
of the definition of the variable ICHAR. 
A systematic way of generating the documentation is to 
create a template as an editable file.  This file is then filled in 
when a new (sub)program is written. 
This approach to documentation has two shortcomings.  First, 
the keys and standards for using them must be known and followed by 
the person maintaining the (sub)program.  Second, this approach re- 
quires discipline by the programmer and maintalner to adhere to the 
standards. 
2.5.5 Data Access Routines 
A data access routine fetches/stores a piece of data from/to 
the data base. Using data access routines isolates the data structure 
from the program — only the access routines need to know the physical 
structure of the data base. There are several advantages to using 
data access routines: 
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1. Access to the data base is United to these routines, 
thereby decreasing the probability of "clobbering" the 
data base, i.e., they improve data integrity. 
2. The physical data structure of the data base Is changed 
more readily.  Only the access routines are rewritten 
to accommodate the change. 
In TSAR, there is an access routine to fetch/store each of 
the following pieces of data: 
1. Fanin number of an element 
2. Fanout number of an element 
3. Type of an element 
A.  Propagation delays of an element 
5. Name of an element 
6. An input stimulus 
7. Pointer to an element's fanin/fanout list 
8. The fanin/fanout list of an element 
- 13 - 
CHAPTER 3 
CAPABILITIES 
TSAR uses three values of logic to simulate the fault-free 
circuit response to a sequence of input stimuli. TSAR can also recog- 
nize and resolve flip-flop races, circuit oscillations and spikes. 
Further, TSAR allows a user to monitor Internal points in the circuit. 
Each of the underlined topics is discussed in this chapter. 
3.1 3-Valued Logic 
TSAR is a 3-valued logic simulator:  each element in the 
circuit is recognized to be at a logic-0 level, a loglc-1 level, or 
at an indeterminate (don't-know) level.  Internally to the program, 
two bits are used to represent these values: 
Logic-0 00 
Logic-1 11 
Don * t-know 01 
(Undefined 10) 
In this thesis, the 2-bit notation is shortened to be 0, 1, 
and 3 (or X), respectively. 
3.2 Fault-Free 
TSAR simulates the circuit response to a sequence of input 
stimuli assuming that no faults are present in the circuit. Under this 
assumption, TSAR is used to verify the performance of a circuit design 
with respect to response tine, race conditions, and spike conditions. 
- 14 - 
The simulation of faulty circuits in parallel with the good 
circuit has not been implemented, although the capability to do so 
exists. The fault model would be that the output signal of a single 
gate is stuck-at-0 or stuck-at-1. The functions that need to be 
implemented are fault list generation, fault injection, fault detection, 
and fault dropping.  Fault list generation is the process of deter- 
mining the possible faults in a circuit assuming some fault model like 
singly-occurring stuck-at faults.  Fault injection is the process of 
incorporating the fault(s) in the circuit.  Fault detection is the 
process of determining when the faulty behavior of the circuit is 
observable.  Fault dropping is the process of Ignoring a fault once 
it has been detected some specified number of times. 
3.3 Flip-Flop Race 
A flip-flop (latch) is defined to be a cross-coupled pair 
of gates.  The discussion here is limited to NAND flip-flops.  The 
dual of this discussion applies to NOR flip-flops. 
A "critical race" occurs in a NAND flip-flop when both the 
"set" and "clear" inputs change simulataneously from 0 to 1 and the 
delays through the gates are equal. When this simultaneous input 
change occurs, the outputs of both gates oscillate between 1 and 0 
Indefinitely. Figure 3.1 illustrates this situation. 
0 ■» 1 ry   1 -► 0 ■* 1  
0 •* lcSC"*^ 1 •♦ 0 -*- 1.... 
A Critical Race Condition for a NAND Fllp-Flop 
Figure 3.1 
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\ 
It Is Important to recognize and resolve this situation In a simulator, 
since such an oscillation degrades the simulator's performance. 
A critical race also occurs as follows (X represents the 
don't-know value): 
" if a NAND latch is in the "set" state with 
both Its input at 1 and a unit-width O-pulse occurs 
on the reset input, the effect Is the sane as the 
simultaneous multiple-input change situation. 
...the simultaneous change of the set and clear 
inputs from 0 and X to 1 and 1 .... produces the 
oscillation IX -* XO •♦ IX -► XO •♦ ",0 
Summarizing, then, a critical race condition exists whenever 
the state of the flip-flop is one of the following: 
00 
OX 
XO 
Whenever one of these states is recognized, the state is overwritten 
by XX and, hence, the race is resolved. 
By duality, a race condition for a NOR flip-flop is recognized 
when the state of the flip-flop is one of the following: 
*   11 
XI 
IX       ,- 
3.4 Circuit Oscillation 
To optimize a logic simulator's performance, it is important 
to recognize and (artificially) terminate a circuit oscillation. Other- 
wise, the scheduling of circuit changes would go on indefinitely. 
10
 Mark J. Flomenhoft and Brenda M. Csencslts, "A Minicomputer-based 
Logic Circuit Fault Simulator", Proceedings of the 11th Design 
Automation Workshop, (Denver, 1974), p. 257. 
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In TSAR, a circuit oscillation is declared when the input 
pattern changes and the circuit has not settled after soae "reasonable" 
number of units of time — 2000 by default.  The default value say, of 
course, be changed by the user before a new input stimulus is applied 
to the circuit. 
Once a circuit oscillation is declared, it must be terminated 
so that the simulation can proceed. To terminate an oscillation, the 
scheduled values of (active) gates are persistently overridden by the 
don't-know value as the simulation commences.  The don't-knovs, will 
propagate and, eventually, the circuit will settle. 
Notice that this technique preserves as much of the circuit 
state information as possible since a don't-know value is selectively 
given to active gates only.  Consequently, oscillation loops should 
be Identifiable by the fact that the gates in the loop are in the 
don't-know state. 
The technique to selectively set only the oscillating gates 
to don't-know is described as follows: 
Given that a logic value is represented by 2 bits: 
Logic        Representation 
Value YZ 
0 00 
1 11 
X 10 
Let the leftmost bit be Y and the rightmost bit be Z.  Let the LAST 
VALUE of an element be its current value and the NEW VALUE be the logic 
value just computed to be the value to which the element is about to 
switch. Parallel simulation means that "n" circuits are simulated in 
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parallel.  The eight Y bits of the logic values are stored in the 
leftmost byte of the (HP 16-bit) word and the eight Z bits are stored 
in the rightmost byte.  So, given an element 
".... that just changed value, the OR of the corres- 
ponding Y and Z bits of the exclusive-OR of the 
LAST and NEW VALUEs is a mask whose l's define the 
circuits that changed.  Modifying the element's 
value by OR-lng that mask to the Z bits and AND-ing 
the complement of the mask to Y bits imposes the 
appropriate X's." '' 
3.5 Spikes 
The function of the spike analysis is to simply determine 
If the transition of a gate's output signal initiated by the present 
input change in opposition to the transition initiated by a past input 
change.  TSAR recognizes input conditions on a gate that may cause 
it to emit an erroneous pulse using the spike analysis technique 
described by Thompson, et al.IJ  Briefly, If inputs to a gate change 
faster than the gate's response tine, a "spike" Is declared. 
The user may choose to override the response to a short Input 
pulse with don't-know or to Ignore the pulse.  In the former case, the 
"new-value" of a gate (which was scheduled in response to the leading 
edge of the input pulse) is overridden with don't-know.  In the latter 
case, the event is unscheduled. The choice depends on the confidence 
a user has in the nominal propagation delays that are used. 
"Flomenhoft, p. 257. 
1
 
aE. W. Thompson, S. A. Szygenda, N. Blllawala, R. Pierce, "Timing 
Analysis for Digital Fault Simulation Using Assignable Delays", 
Proceedings of the 11th Design Automation Workshop, (Denver, 1974), 
pp. 266-272. 
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3.6 Observe Internal Points 
In addition to observing the circuit outputs, TSAR allows a 
user to observe points internal to the circuit. This feature allows 
a UBer to more easily debug the circuit when race, oscillation, and 
spike conditions occur.  For example, when TSAR reports that a flip- 
flop race has been resolved, a user may monitor the driving gates of 
that flip-flop to more readily see how and when the race condition 
comes about. 
A user interactively specifies the monitor points during 
the simulation session.  That is, that part of the source circuit 
description which lists the outputs does not have to be changed to 
include additional points and then re-input to TSAR. 
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CHAPTER 4 
INPUT PACKAGE 
The Input package consists of four items: 
1. Circuit description tables which describe the inter- 
connection of the gates in the circuit. 
2. A sequence of input stimuli which describes the logic 
values presented to the circuit inputs. 
3. Propagation delays for a group of gates.  Each gate may 
have its own nominal low-to-high and nominal high-to- 
low propagation delays specified. 
4. User commands. 
Each of these four items which comprise the input package 
is described in detail in the following sections. 
4.1 Circuit Description Tables 
The circuit description tables describe the circuit in terms 
of gate lnterconnectivity in a tabular form. These tables may be built 
by a computer program that processes a "source" circuit description 
language. This computer program must determine the gate-level inter- 
connection of the circuit and build a file composed of a header and 
five tables.  (Throughout the file, data in parentheses and lines 
beginning with an asterisk are comments.) 
The file header (the first twelve lines of the file) specifies 
the number of circuit elements (inputs + batteries + gates), the number 
of primary inputs, the number of primary outputs, the number of pairs 
- 20 - 
of elementary flip-flops, and the length of each "connectivity list". 
As an example, consider the logic diagram shown in Figure 4.1. 
Circuit:  FF 
S  
S2- 
R- 
R2- 
A NAND Flip-Flop Circuit Named FF 
Figure 4.1 
The circuit description file header is as follows: 
* FF 
* No. elements 
6 
* 2    elements have fanin >1 
* No. primary inputs 
4 
* No. primary outputs 
2 
* No. NDFF & NRFF pairs (No. of elementary flip-flops) 
1 
6 
The five tables are as follows: 
1. Element characterizations - delay, fanin, fanout, type 
2. Flip-flop race pairs 
3. Input connectivity 
4. Output connectivity 
5. Primary outputs 
The element characterization table specifies the delay or 
battery value, fanin, fanout, type, and name of each circuit element. 
This table is headed by the comment "* DELAY-FANIN-FANOUT-TYPE-NAME", 
and the data for the i-th element is line .1+13 of the file. The element 
characterization table for the example is as follows: 
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* DELAY-FANIN-FANOUT-TYPE-NAME 
(1) 0    0         ] L         0 S 
(2) 0    0         ] L        0 S2 
(3) 0    0         ] I         0 R 
(4) 0    0         ] L        0 R2 
(5) 1    3         ] L         3 Q 
(6) 1     3         ] L         3 QB 
For each element, the number in parentheses at the beginning 
of the line gives the element number.  The next four data give the pro- 
pagation delay or battery value (0 or 1), the fanin, the fanout, and the 
type (0-lnput, 1-Battery, 2-AND, 3-NAND, 4-OR, 5-NOR).  The last datum 
is the name (strictly, the output-net-name) of the element. Note that 
the primary inputs appear as the first elements in the table.  Also, 
connection to a primary output does not count as "fanout".  Lastly, gates 
with zero fanin are present as batteries. Zero-fanln ANDs and NORs are 
present as one-batteries; zero-fanln ORs and NANDs are present as zero- 
batteries. 
The second circuit description table designates flip-flop race 
pairs in terms of element numbers, where the 1-th data pair defines the 
i-th flip-flop. The order of the data pairs and the order of element 
numbers in a pair are not significant. The flip-flop race pairs table 
for the example is: 
* FLIP-FLOP PAIRS 
5        6 
The third and fourth tables are the input and output connecti- 
vity lists for the circuit. In each of these tables a line begins with 
an element number enclosed in parentheses, followed by the numbers of the 
inputs (third table) or outputs (fourth table) of the element. The con- 
nection lists for high-fanln and hlgh-fanout elements will extend onto 
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the next line without the element number repeated.  Elements with zero 
fanIn (e.g., primary Inputs) or zero fanout (e.g., unused gates) are 
absent from the appropriate table.  The cnnnectlvity tables for the 
example are: 
* INPUT CONNECTIVITY LIST 
(5) 1 2 6 
(6) 3 4 5 
* OUTPUT CONNECTIVITY L 
(1) 5 
(2) 5 
(3) 6 
(A) 6 
(5) 6 
(6) 5 
The last table Is a list of the numbers of the primary outputs 
in the order they are to appear In the output values listings.  The 
primary outputs table for the example Is: 
* PRIMARY OUTPUTS 
5 
6 
4.2 Sequence of Input Stimuli 
The input sequence file is a list of input stimuli (patterns). 
Each pattern specifies logic values for all of the circuit inputs at a 
particular time.  Each pattern in the sequence is specified by the letter 
"T", an apostrophe, the input values, and another apostrophe: 
T*<input values>' 
The input values are represented by 0 for loglc-O, JL for loglc-1, and 
_3 for don't-know. The number of values specified must match the number 
of circuit Inputs. For each pattern, the Input values are ordered the 
same way as listed in table 1 of the simulation tables file. 
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The FT circuit has four Inputs. Table 1 of the simulation 
tables lists the inputs in the following order: 
S 
S2 
R 
R2 
The order of the list affects how the values specified in a pattern are 
assigned to the circuit Inputs.  The input pattern T'lOll', therefore, 
assigns the values in the following way: 
s 1 
S2 0 
R 1 
R2 1 
An example of a sequence of input patterns for the FT circuit is: 
T'0000' 
T'0001' 
T'0010' 
T'0011' 
T'0100' 
T'0101' 
T'0110' 
T'0111' 
T'1000' 
T'lOOl' 
T'1010' 
T'lOll' 
T'llOO' 
T'1101' 
T'1110' 
T'llll' 
4.3 Propagation Delays 
The file of propagation delays is a list of gates identified 
by name and their respective nominal low-to-high and nominal high-to-low 
propagation delays. This file is used for circuits whose propagation 
delays are a function of capacitance, etc. (Integrated injection logic. 
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for example). The propagation delays file is an optional input to TSAR. 
If none 1B specified, TSAR defaults to a zero- and unit-delay timing 
model. 
A gate 1B assigned a pair of propagation delays by writing 
<gate name> <low-to-high> <hlgh-to-low> 
where low-to-high is the nominal low-to-high propagation delay and high- 
to-low is the nominal high-to-low propagation delay. Each delay may 
range from 0 through 255 units.  For example, 
QB     78      20 
assigns to QB a low-to-high propagation delay of 78 units and a high-to- 
low propagation delay of 20 units.  If a gate is repeated more than one 
time in the list of delays, the last assignment listed is the one that 
remains in effect. 
A.U    User Commands 
This section is a summary of the seven commands available in 
TSAR (in alphabetical order). 
The commands may be grouped by function as follows: 
1. Execution:  The "RUN" and "RUN 'n'" commands accomplish 
a simulation of the fault-free circuit. 
2. Enhance the results report: The "MONITOR", "SET", 
"SWITCH", and "TRACE *n'" commands each modify the 
manner In which TSAR records the simulation results. 
3. Exit: The "QUIT" command returns control to the operating 
system. 
Any of the commands may be lasued in response to the prompt 
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The seven commands are: 
MONITOR      Add to the current list of circuit outputs those elements 
subsequently typed In by the user. A null response 
(carriage return) ends the prompt for additional elements. 
QUIT        Return control to the operating system. 
RUN Apply the remaining input patterns to the fault-free 
circuit. 
RUN 'n'      Apply the next 'n' input patterns to the fault-free 
circuit, unless the end of the input sequence is reached 
first. 
SET Define the symbols that represent the logic-O, logic-1, 
and don't-know states. 
SWITCH       Record the state of the circuit outputs in the results 
file only when one or more circuit outputs changes state. 
SWITCH turns off trace mode. 
TRACE 'n'    Record the state of the circuit outputs In the results 
file after every multiple of n units of delay during sub- 
sequent simulations.  "TRACE 'n'" turns off switch mode. 
"TRACE 0" turns off trace mode. 
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CHAPTER 5 
OUTPUT PACKAGE 
The output package is a file of the simulation results.  The 
simulation results file lists the state of the circuit outputs at various 
time8. This chapter describes the "standard" and "non-standard" results 
file. "Standard" means the way TSAR records the states of the circuit 
outputs if the "MONITOR", "TRACE", "SET", or "SWITCH" commands have not 
been used during a TSAR session.  "Non-standard" means the way TSAR 
records the states if any one (or more) of these four commands were 
issued during a TSAR session. 
5.1 The Standard Simulation Results File 
The standard simulation results file lists the state of the 
circuit outputs when the circuit has settled after applying each input 
pattern. The state of an output is represented by 0 for logic-O, _1 for 
logic-1, and _3 for don't-know. 
Column labels are interleaved in the file for readability. 
The labels are interleaved after every 60 lines of text (including the 
labels themselves). 
Figure 5.1 is an example of a standard simulation results file 
Q 
QB 
1 2 11 
2 1 11 
3 1 11 
A 2 10 
5 2 11 
6 1 11 
7 1 11 
8 2 10 
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9 2 11 
10 1 11 
11 1 11 
12 2 10 
13 3 01 
14 1 01 
15 1 01 
16 1 01 
A Standard Simulation Results File 
Figure 5.1 
5.2 Effect of the "SET" Command on the Simulation Results File 
The "SET" command allows a user to redefine the symbols that 
are used to represent the logic-0, logic-1, and don*t-know states. 
The "SET" command only changes the way in which the circuit output 
states are represented.  Figure 5.2 is an example of a simulation 
results file when the user issued a "SET" command during a TSAR session 
and defined the logic value symbols in the following way: 
Logic- -0 0 
Logic- -1 1 
Logic- -3 xxxxx 
Q 
Q B 
1 2 
2 1 
3 1 
A 2 0 
5 2 
6 1 
7 1 
B 2 0 
9 2 
10 1 
11 1 
12 2 L    0 
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13 3 0 1 
14 1 0 1 
15 1 0 1 
16 1 0 1 
A Simulation Results File Using the "SET" Command 
Figure 5.2 
5.3 Effect of the "MONITOR" Command on the Simulation Results File 
The "MONITOR" command allows a user to observe the state of 
internal circuit points.  Figure 5.3 is an example of the simulation 
results file when the user issued a "MONITOR" command during the TSAR 
session and added the following gates to the list of outputs:  S, S2, 
R, R2. 
Q s R 
QBS2R 2 
1 2 11000 0 
2 1 11000 1 
3 1 11001 0 
4 2 10001 1 
5 2 11010 0 
6 1 11010 1 
7 1 11011 0 
8 2 10011 1 
9 2 11100 0 
10 1 11100 1 
11 1 11101 0 
12 2 10101 1 
13 3 OHIO 0 
14 1 OHIO 1 
15 1 01111 0 
16 1 01111 1 
A Simulation Results File Using the "MONITOR" Command 
Figure 5.3 
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5.4 Effect of the "TRACE" Cotanand on the Simulation Results File 
The "TRACE" command allows a user to observe transient states 
of the circuit outputs.  Figure 5.4 is an example of the simulation 
results file when user issued a "TRACE 1" command. 
Q 
QB 
1 1 11 
1 2 11 
2 1 11 
3 1 11 
4 1 10 
4 2 10 
5 1 11 
5 2 11 
6 1 11 
7 1 11 
8 1 10 
8 2 10 
9 1 11 
9 2 11 
10 1 11 
11 1 11 
12 1 10 
12 2 10 
13 1 11 
13 2 01 
13 3 01 
14 1 01 
15 1 01 
16 1 01 
A Simulation Results File Using the "TRACE 1" Command 
Figure 5.4 
5.5 Effect of the "SWITCH" Command on the Simulation Results File 
The "SWITCH" command allows a user to observe the states of 
the circuit outputs only when any of the outputs switches state and when 
the circuit is settled. Figure 5.5 is an example of the simulation 
results file when the user Issued a "SWITCH" command during the TSAR 
session. 
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• 
Q 
QB 
1 1 11 
1 2 11 
2 1 11 
3 1 11 
A 1 10 
4 2 10 
5 1 11 
5 2 11 
6 1 11 
7 1 11 
8 1 10 
8 2 10 
9 1 11 
9 2 11 
10 1 11 
11 1 11 
12 1 10 
12 2 10 
13 1 11 
13 2 01 
13 3 01 
14 1 01 
15 1 01 
16 1 01 
A Simulation Results File Using the "SWITCH" Cocnand 
Figure 5.5 
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CHAPTER 6 
MAIN MEMORY DATA STRUCTURES 
The table structure chosen for TSAR Is described in this 
chapter.  For a table-driven simulator, this structure is an important 
consideration with respect to the simulator's performance.  The tables 
described here are appropriate given the following assumptions about 
the logic circuit: 
1. Permissible logic elements are primary Inputs, multiple- 
input single-output gates (AND, NAND, OR, NOR), wire-ANDed 
and wire-ORed nodes, and constant sources of logic-0 and 
logic-1. 
2. An input to a gate has unity fanin. 
3. The (single) output of a gate has multiple fanout. 
Each element in the circuit has the following information 
stored in the memory-resident tables: 
1. Element type 
2. Number of inputs 
3. Fanout number of its output 
A. Pointer to its list of inputs and fanout8 
5. List of inputs and fanouts « 
6. Current value 
7. Propagation delays 
8. Time at which it is scheduled to change values 
Some supplementary information about the description of the 
circuit is also stored in the tables.  This information includes: 
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1. A list of cross-coupled gate pair* (flip-flops).  This 
list Is used for critical race analysis. 
2. A list of circuit outputs and user-specified monitor 
points. This list is used to report results. Note 
that circuit outputs are not considered to be special 
elements and need to be explicitly specified. 
A map of the tables in main memory Is shown in Figure 6.1. 
Each of the tables (lists) is detailed in the following sections. 
16 bits 
Topology Words 
Pointers to Inputs/Fanouts Lists 
Current Values 
Propagation Delays 
Schedule Table 
Flip-Flop Pairs 
Inputs/Fanouts Lists 
Circuit Outputs and Monitor Points 
Main Memory Map of the Circuit Description Tables 
Figure 6.1 
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6.1 Topology Words 
The list of topology words is made up of one integer word 
for each circuit element, where each word specifies the element's type, 
number of inputs, and fanout number.  Four bits specify the type, 6 
bits specify the number of inputs, and 6 bits specify the number of 
fanouts.  Two bits remain unused presently.  Figure 6.2 depicts a 
topology word for an element. 
16 bits~ 
# Inputs 
1  I  1 
Fanout I 
Mill 
Element 
Type 
Element Type: 
0 * Primary Input 
1 • Battery 
2 - AND 
3 • NAND 
4 • OR 
5 • NOR 
Topology Word as Stored in Main Memory 
Figure 6.2 
6.2 Pointers to the Inputs/Fanouts Lists 
The list of pointers to the lnputs/fanouts lists is made 
up of one Integer word for each circuit element, where each word is 
an offset into the inputs/fanouts list. The offset points to the 
first input of the element.  Figure 6.3 shows the list of pointers 
pointing to the inputs/fanouts lists of the circuit elements. 
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-16 bits 
16 bits 
ID # 
• 
• 
ID  1 ) 
ID # ) 
• 
* 
• 
ID # ) 
• 
• 
ID i ) 
* 
• 
ID # ) 
ID # ) 
• 
• 
• 
ID # 
Inputs 
List of 
First 
Element 
Fanouts 
List of 
First 
Element 
Inputs 
List of 
Last 
Element 
Fanouts 
List of 
Last 
Element 
Pointers and Inputs/Fanouts Lists 
as Stored in Main Memory 
Figure 6.3 
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6.3 Current Valu« 
The list of current values Is made up of one Integer word 
for each circuit element, where each word holds the current value (logic 
state) of the element.  The permissible values are loglc-O, loglc-1, 
and "don't-knov".  Figure 6.4 shows the current value for an element. 
16 bits 
Logic Value Representation 
0 o8 
1
-h 
3 - don't-know          377- 
Current Value as Stored in Main Memory 
Figure 6.4 
6.A Propagation Delays 
The list of propagation delays Is made up of one Integer 
word for each circuit element, where each word holds the nominal low- 
to-high and nominal hlgh-to-low propagation delays of the element. 
Each delay Is stored in a half-word. The permissible values for each 
delay are 0 through 255.  Figure 6.5 shows the propagation delays 
for an element. 
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  16 bits 
Low-to-High 
I  I  III  1  I 
High-to-low 
I  I  I  I  I  I 
Propagation Delays as Stored in Main Memory 
Figure 6.5 
6.5 Schedule Table 
The schedule table is made up of one integer word for each 
circuit element, where each word holds the time at which the element 
is scheduled to change value. This information is needed for spike 
analysis. Figure 6.6 shows an entry in the schedule table. 
16 bits ~2— 
POINTER 
If POINTER - 0, then the element is not scheduled for 
a change in value. 
If POINTER 4  0, then POINTER points to the event that 
has already been scheduled. 
Schedule Table Entry as Stored in Main Memory 
Figure 6.6 
6.6 Flip-Flop Pairs 
The list of flip-flop pairs is made up of two integer words 
for each cross-coupled pair of gates in the circuit. Each pair of 
words holds the identification of the cross-coupled gates. Figure 
6.7 details the list of flip-flop pairs. 
- 37 - 
■16 bits 
ID 1 
ID # 
ID # 
ID # 
ID # 
ID # 
• 
• 
• 
ID # 
ID I 
1st Flip-Flop Pair 
2nd Fllp-Flop Pair 
Last Fllp-Flop Pair 
Fllp-Flop Pairs as Stored in Main Memory 
Figure 6.7 
6.7 Inputs/Fanouts 
The list of lnputs/fanouts Is made up of a subllst for each 
circuit element.  Each subllst Is made up of one Integer word for each 
Input and fanout of the element.  Each word contains the Identification 
of the input or fanout.  The length of each subllst Is determined from 
the number of Inputs and fanout number in the topology word for the 
element.  (See Figure 6.3.) 
6.8 Circuit Outputs and Monitor Points 
The. list of circuit outputs and monitor points is made up of 
one integer word for each element whose logic state la to be reported. 
Each word holds the identification of the element. Circuit outputs are 
not explicit elements and, therefore, need to be specified in this Hat. 
Figure 6.8 shows the list of circuit outputs and monitor points. 
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16 bits 
ID # 
ID # 
ID # 
ID # 
ID # 
< 
» 
ID 1 
ID # 
Circuit Outputs 
Monitor Points 
Circuit Outputs and Monitor Points 
as Stored in Main Memory 
Figure 6.8 
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CHAPTER 7 
SIMULATING THE CIRCUIT RESPONSE 
TO NEW INPUT STIMULI 
This chapter discusses how the logic circuit's response 
to new input stimuli is simulated.  First, the algorithm is given 
which simulates the response of the circuit to new input stimuli 
until the circuit is settled. Then, an example is given which 
exercises the algorithm.  Following the example is a description 
of the time queue mechanism and a discussion of the selective trace 
technique. 
7.1 Algorithm to Simulate the Circuit's Response to an Input Stimulus 
This section specifies the algorithm which "acts out" the 
circuit'8 response to new input stimuli. 
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DO UNTIL circuit Is settled 
IF oscillation criterion is net 
THEN set oscillation-flag 
Update current-time 
FOR each event in the current-events-list 
Replace the current-value by the scheduled-value 
Reset the gate's schedule-table-entry 
ENFOR 
DO UNTIL end of the current-events-list 
IELEM •*•  fetch next gate from current-events-list 
FOR each fanout-gate of IELEM 
Compute new-value of fanout-gate 
Current-value *■ fetch current value of fanout-gate 
IF oscillation-flag is set 
THEN 
IF new-value differs from current-value 
THEN override new-value with don't-know 
IF new-value differs from current-value 
THEN 
IF fanout-gate is not already scheduled 
THEN schedule this event 
ELSE perform spike analysis 
ENDFOR 
ENDDO 
ENDDO 
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7.2 An Example Which Exercises the Algorithm Described In Section 7.1 
Simulating the circuit response to new input stimuli bolls 
down to simulating the response at each increment of time (T.) from 
when the Input stimuli are first applied (T ) to when the circuit 
settles. To simulate the behavior of the circuit at each time incre- 
ment T. where T. represents some multiple of time units that has 
already expired, two basic tasks must be performed. 
1. Update the current value of each element that was 
scheduled to change at T.. 
2. For each element whose current value is updated, 
determine the effect on Its fanout gates. For each 
fanout gate that will change value, schedule the change. 
Of course, there are other clerical activities to perform. 
An example follows which illustrates circuit simulation procedure 
described in section 7.1. The circuit is the same circuit shown in 
Figure 4.1 and is repeated here in Figure 7.1. 
A NAKD Flip-Flop Circuit Named FF 
Figure 7.1 
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The circuit description data la illustrated in Figure 7.2. 
Lov-to- High- 
Element High to-Lov Inputs Fanout Current 
Name Type Delay Delay List List Value 
S Input 0 0 - Q 3 
S2 Input 0 0 - Q 3 
R Input 0 0 - QB 3 
R2 Input 0 0 - QB 3 
Q NAND 2 4 S.S2.QB QB 3 
QB NAND 3 5 R.R2.Q Q 3 
Circuit Description Data for Figure 7.1 
Figure 7.2 
Let the input stimuli be S-S2-0 and R-R2-1. 
Simulating at time T  (no time has expired) Implies that 
the circuit is stable and new input stimuli are to be presented to 
the circuit.  Implicitly, then, no events have been scheduled.  The 
simulation begins by fetching the input stimuli and scheduling the 
circuit inputs whose value is changing. Circuit inputs are defaulted 
to have zero delay.  Therefore, input changes would be scheduled at 
T .  In this example, S and S2 change value from don't-know (3) to 0, 
and R and R2 change value from 3 to 1.  So the events list at T is: 
o 
T : 
o 
S, 0 
S2, 0 
R. 1 
R2, 1 
After the first pass through the procedure described in 
section 7.1, we have: 
Element Current Value Time Slot Events List 
S 0 T S, 0 
S2 0 o S2, 0 
R 1 *. 1 
R2 1 R2, 1 
Q 3 T4 Q. 1 
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Passing through the procedure again, we have 
Element Current Value Time Slot Events Llat 
S 0 T7 QB, 0 S2 0 
R 1 
R2 1 
Q 1 
QB 3 
Passing through the procedure again, we find no more changes 
occur and the circuit is settled. 
In summary, an initial condition for the example circuit is 
shown in Figure 7.3. 
Initial Conditions of the NAND Flip-Flop 
Figure 7.3 
The input stimuli S-S2-0, R-R2-1 are applied to the circuit as shown 
in Figure 7.4. 
Input Stimuli Are Applied to the NAND Flip-Flop 
Figure 7.4 
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And the circuit response simulated by TSAR is shown In Figure 7.5. 
The Response of the NAND Flip-Flop to the Input Stimuli 
Figure 7.5 
This procedure is performed for each set of input stimuli. 
7.3 Time Flow Mechanism 
The time flow mechanism is defined to be the algorithm which 
drives the simulation through the time domain''. The mechanism used 
in TSAR is designed to be a hybrid of the "fixed time Increment" 
mechanism and the "next event" mechanism14 . Presently the fixed time 
increment mechanism is implemented.  The next event mechanism does 
not need to be implemented until the limit on the propagation delay 
for an element is Increased. 
The fixed time increment mechanism allocates N slots to 
represent N sequential units of time. For example, in TSAR N - 256. 
Each time slot points to an unordered list of events that are scheduled 
to occur at the time represented by that slot. An event here Is 
1
 *T. H. Naylor, J. L. Balintfy, S. D. Burdick, and K. Chu, Computer 
Simulation Techniques, Prentice-Hall, New Jersey, 1969. 
14 Stephen A. Szygenda, Cliff W. Hemming, and John M. Hemphill, "Time 
Flow Mechanisms for Use In Digital Logic Simulation", Proceedings of 
the 5th Annual Conference on Application of Simulation. Dec. 1971. 
pp. 489-491. 
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defined to be an element switching to a new value. The event is 
represented by an element identification and the logic value to which 
it must switch. Figure 7.6 illustrates this time queue. 
T mod 256 
o 
T. mod 256 
T mod 256 
T25A mod 256 
T255 mod 256 
<;- 
event 
event 
event 
<end-of-li8t> 
event 
<end-of-list> 
event 
event 
event 
event 
<end-of-list> 
Data Structure for the Fixed Increment 
Time Flow Mechanism 
Figure 7.6 
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In TSAR, the queue Is actually circular and each slot 
represents T modulated by 256. To calculate T. for actual circuit 
settling tine, T must be Increased by a tern given by 256*M, where 
M is the number of times a cycle through the queue has been completed. 
Because the maximum propagation delay is 255, a queue length of 256 
handles all possible scheduling of events.  For example, if the current 
time in the simulation time domain is T«, no element could possibly 
switch value later than T-57 which corresponds to time slot T. (257 
modulo 256). 
If the maximum propagation delay is ever extended to be 
greater than the length of the time queue, then the next event time 
flow mechanism must be implemented.  The mechanism maintains an 
ordered list of events that are scheduled beyond the time represented 
by the fixed increment time queue.  The ordering 1B based on increas- 
ing time increments. At each new increment of time then, not only 
are the events carried out that are pointed to by a slot in the fixed 
increment time queue, but also, those events are carried out in the 
ordered next events list that are scheduled for the appropriate 
increment of time. 
7.4 Selective Trace 
Selective trace is a technique commonly used in logic simu- 
lators. The technique simple follows circuit activity (only switching 
gates) rather than blindly performing the algorithm described in 
section 7.1 on all the circuit elements all of the time. Specifically, 
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when an element switches value, only its fanout gates that consequently 
change value are scheduled. 
This technique greatly reduces execution time of the simu- 
lation program. 
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CHAPTER 8 
PROGRAM PERFORMANCE 
This chapter gives real elapsed tine in simulating several 
circuits.  The data indicates how well the progran performs. 
The timing tests were done on three circuits of various 
sizes.  Input and output was done via mag tape. TSAR was the only 
program scheduled and running under the RTE-1II operating system. 
The total simulation time is the real time elapsed from when the 
RUN command (see section 4.4) was Issued until the entire sequence 
of input stimuli was applied to the circuit.  It is important to 
note that this elapsed time includes writing the simulation results 
to mag tape.  Figure 8.1 shows the results of the timing tests. 
Following are the explanations of the column headings in Figure 8.1. 
The total number of elements is equal to the number of circuit 
Inputs and the number of gates in the circuit (see section 4.1). 
The input sequence length is the total number of Input patterns 
In the sequence of input stimuli (see section 4.2).  The maximum 
propagation delay is the largest number of time units it took for 
the circuit to settle in response to the sequence of input stimuli. 
The elapsed time, again, is the number of seconds elapsed from the 
time the RUN command was issued by the user until another command 
prompt was issued by TSAR. 
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Total      Input       Maximum Elapsed 
# of     Sequence   Propagation Time 
Elements    Length       Delay (Sec.) 
55         37         10 10 
339        129         16 30 
585        258         13 75 
Elapsed Time Required to Simulate 
Some Sample Logic Circuits 
Figure 8.1 
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CHAPTER 9 
PROGRAM LIMITS 
This chapter documents the limits imposed by the software 
on the circuit itself and on the sequence of input stimuli applied 
to the circuit. 
9.1 Circuit Limitations 
Presently, the largest circuit that can be simulated is 
limited to about 400 gates and circuit inputs.  This limit can be 
increased to about 3000 gates and circuit inputs if the Extended 
Memory Area (EMA) under HP RTE-IV (see section 2.3) is used. 
Presently, usage of EMA is not implemented. 
Because of the data packing in an element's topology word 
(see section 6.1), the number of element types is 8, the number of 
fanouts per element is 63, and the number of inputs per element is 
IS. Any of these three limits may be extended because there are two 
unused bits in the topology word. 
The high-to-low and low-to-high propagation delays may 
range between 0 and 255 (see section 6.4). These limits may be ex- 
tended by storing each in a computer word, for example. Of course, 
the amount of storage needed doubles. For a 1000-gate circuit, 2000 
words would be needed to store propagation delays. The current Impl* 
mentation would require 1000 words. 
The number of flip-flop pairs is not explicitly limited. 
Implicitly, the number is limited by the amount of storage for the 
entire circuit description. 
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The number of circuit Inputs Is United to 77. TSAR sssuaes 
each input stimuli to be contained in ■ card image. The stimuli are 
specified by T'<lnput stlmuli>'. The three characters, "T" and two 
'""8, leave 77 characters left in a card linage to specify the input 
stimuli. 
The total number of circuit outputs and monitor points Is 
limited to SO in the present implementation. This limit is readily 
extended by changing a parameter in the program. 
9.2 Input Stimuli Limitations 
Each input stimulus Is limited to three logic values: 0, 1, 
and 3 (don't-know). 
The sequence of input stimuli is limited In the present 
Implementation by the amount of disc space available. The entire 
sequence is stored in a disc file. Blocks of stimuli are read into 
main memory as needed. 
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CHAPTER 10 
FUTURE IMPROVEMENTS 
This chapter outlines three major improvement* that could 
be made in TSAR. Ordered by the author's priorities, the improvements 
are: 
1. Simulate larger circuits. 
2. Implement a clocking mechanism for input stimuli. 
3. Simulate singly occurring stuck-at-0 and stuck-at-1 
faults. 
10.1 Larger Circuits 
Foremost on the list of improvements is to make use of the 
Extended Memory Area (EMA) on the HP 21M-series minicomputers. Using 
EMA would allow circuits of up to 3000 gates to be simulated. 
10.2 Clocking Capability 
The ability to describe clock pulses in a user command 
language makes the simulator easier to use. Presently, clock pulses 
must be described explicitly in the sequence of input stimuli. For 
example, T'l...', T'O...', T'l...' defines the following pulse: 
1 
0 
Whereas, a command like "PULSE 1,0" could deacrlbe the pulse more 
easily. Moreover, it is more readily edited by a user. 
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10.3 Fault Simulation 
The ability to simulate faults In a circuit is essential In 
predicting how many faults a sequence of input stimuli can detect. 
TSAR can readily be extended to simulate singly occurring stuck-at-0 
and stuck-at-1 faults.  The procedures needed to be Implemented are 
fault list generation, fault insertion, and fault detection (see 
section 3.2). 
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